Skip to content
Silicon Roles

Senior EDA Tools Hardware Engineer

IntelUS, California, Santa Clara$141,910+Hardware & Board DesignEDA & CAD
Apply on Intel’s site →
The published floor of $141,910 is 15% above the Hardware & Board Design median of $123,220. First seen on this site 2026-10-10, open 34 days.
Posted 2026-10-08 · read from workday

Job Details: Job Description: The Role and Impact Join Intel's mission to engineer world-changing technology as a Senior EDA Tools Hardware Engineer. We are seeking an experienced EDA CAD / Tool Flow Development Engineer to develop and maintain transistor-level timing characterization flows for custom IPs, embedded memories, SRAMs, register files, and compiler-generated macros across advanced semiconductor technologies. This role focuses on characterization methodology, CAD infrastructure, automation, and model validation for complex custom macros and memory IPs. The engineer will work closely with custom circuit, memory design, STA, and methodology teams to enable scalable and silicon-accurate timing, power, and noise modeling flows. The ideal candidate has strong expertise in SPICE-based characterization, Liberty model generation, custom macro timing behavior, and large-scale automation using industry-standard tools such as Synopsys NanoTime and Cadence Liberate. Key Responsibilities Develop, test, and analyze engineering design automation tools, flows, and methodologies to improve efficiency and optimize power and performance. Collaborate with EDA vendors to define, evaluate, and test next-generation design tools and flows. Create and verify unique hardware designs, integrating components into hierarchical systems to support end-to-end EDA tool testing for advanced technology nodes. Define and enable methodologies for hardware development related to EDA tools and technology node advancements.