Skip to content
Silicon Roles

RTL Design jobs

72 open roles. Median advertised base $162,250 across 24 postings that publish a range.

SMTS ASIC Digital Design
Globalfoundries · Austin · 2026-11-09
no range
Lead Digital Design Engineer NEW
Analogdevices · Ireland, Limerick · 2026-11-09
no range
Senior Digital Design Verification Engineer - Hardware
Nvidia · US, CA, Santa Clara · 2026-11-06
no range
Microarchitecture and Design Engineer - AI SoC
Intel · US, California, Santa Clara · 2026-11-06
$105,650+
Staff Digital Design Engineer
Analogdevices · US, MA, Wilmington · 2026-11-06
$134,644–$201,966
Sr/Staff Digital Design Engineer
Lightmatter · Mountain View, CA · 2026-11-06
$164,000+
Sr/Staff Digital Design Engineer
Lightmatter · Boston, MA · 2026-11-06
$154,000+
Sr/Staff Digital Design Engineer
Lightmatter · Toronto, ON · 2026-11-06
$123,000+
Senior Microarchitecture Researcher
IonQ · Bothell, Washington, United States · 2026-11-05
$188,000+
Digital Design Engineer, Coherent High Speed Interconnect - New College Graduate
Nvidia · Taiwan, Hsinchu · 2026-11-04
no range
Senior Digital Design Engineer
Nvidia · US, CA, Santa Clara · 2026-11-03
no range
Principal PCS/PMA RTL Design Engineer
Astera Labs · San Jose, California, United States · 2026-11-03
$185,000–$240,000
Sr Staff Engineer, SoC RTL Design
Tenstorrent · Toronto, Ontario, Canada · 2026-11-03
no range
Technical Lead Digital Design Engineer
Astera Labs · San Jose, California, United States · 2026-11-02
$160,000+
Senior Full-Chip RTL Integration Engineer
Nvidia · US, CA, Santa Clara · 2026-10-30
no range
RTL Power Optimization Engineer – New College Grad 2026
Nvidia · US, CA, Santa Clara · 2026-10-30
no range
Software R&D Engineer, RTL Optimization Tools
Nvidia · US, CA, Santa Clara · 2026-10-30
no range
Senior Digital Design Engineer - High-Speed I/O and Photonics
Nvidia · US, CA, Santa Clara · 2026-10-30
no range
Senior Digital Design Engineer
Nvidia · US, CA, Santa Clara · 2026-10-30
no range
Senior Logic Design Engineer, Cache Coherent Interconnects
Nvidia · US, CA, Santa Clara · 2026-10-30
no range
Senior Digital Design Verification Engineer - Hardware
Nvidia · US, CA, Santa Clara · 2026-10-30
no range
Manager, Digital Design - Mixed-Signal High-Speed I/O SerDes
Nvidia · US, CA, Santa Clara · 2026-10-30
no range
Staff Engineer, ASIC Digital Design
Micron · Minneapolis, MN · 2026-10-29
$150,000+
RTL Lead
Normal Computing · Mountain View · 2026-10-29
no range
Formal Verification and RTL Design Software Engineer
Astera Labs · San Jose, California, United States · 2026-10-28
$160,500–$200,000
Lead Logic Design Engineer
Astera Labs · Bengaluru, Karnataka, India · 2026-10-28
no range
Lead Logic Design Engineer
Astera Labs · Bengaluru, Karnataka, India · 2026-10-28
no range
Principal Digital Design Engineer (AI Fabric)
Astera Labs · San Jose, CA · 2026-10-28
$185,000+
Principal Logic Design Engineer
Astera Labs · Bengaluru, Karnataka, India · 2026-10-28
no range
Principal Logic Design Engineer - UALink IP/Subsystem
Astera Labs · Bengaluru, Karnataka, India · 2026-10-28
no range
Principal/ Sr Principal Digital Design Engineer
Astera Labs · Taipei, Taiwan · 2026-10-28
no range
Principal/ Sr.Principal Digital Design Engineer
Astera Labs · San Jose, California, United States · 2026-10-28
$185,000–$230,000
Senior Digital Design Engineer
Astera Labs · Toronto, Ontario, Canada · 2026-10-28
$139,500–$155,000
Senior Manager, Digital Design
Astera Labs · San Jose, California, United States · 2026-10-28
$216,000–$240,000
Senior Principal Digital Design Engineer
Astera Labs · San Jose, CA · 2026-10-28
$205,000–$255,000
Tech Lead, Digital Design Engineer
Astera Labs · San Jose, California, United States · 2026-10-28
$175,500–$195,000
Senior Engineer, RTL Design, AI Hardware
Tenstorrent · Belgrade, Serbia · 2026-10-26
no range
Staff Engineer, RTL Design, AI Hardware
Tenstorrent · Belgrade, Serbia · 2026-10-26
no range
Mixed-Signal Design Engineer – RTL and Co-Simulation
Nvidia · India, Bengaluru · 2026-10-24
no range
Senior Hardware Engineer - Micro-Architect
Quadric · Burlingame, CA (HQ) · 2026-10-23
$150,000–$220,000
RTL Intern
Quadric · Burlingame, CA (HQ) · 2026-10-23
no range
Staff Engineer, RTL Design
Micron · Hyderabad - Phoenix Aquila, India · 2026-10-14
no range
Principal RTL Design Engineer
SambaNova · Austin, Texas, United States; San Jose, California, United States · 2026-10-14
$180,000+
Senior RTL Design Engineer
SambaNova · Austin, Texas, United States; San Jose, California, United States · 2026-10-13
$120,000+
Staff Engineer IP Verification - Digital Design Verification
Micron · Hyderabad - Phoenix Aquila, India · 2026-10-12
no range
Senior Engineer IP Verification - Digital Design Verification
Micron · Hyderabad - Phoenix Aquila, India · 2026-10-12
no range
Digital Design Engineer, DMTS/SMTS/MTS
Micron · Hyderabad - Phoenix Aquila, India · 2026-10-08
no range
Microarchitecture and Design Engineer - AI SoC
Intel · India, Bangalore · 2026-10-08
no range
Technical Program Manager SOC & Digital Design
Tenstorrent · Tokyo, Japan · 2026-10-07
no range
Senior ASIC RTL Design Engineer, AI Hardware
Cerebras · Sunnyvale, CA · 2026-10-07
$200,000–$290,000
Physical Design Engineer: Die-to-Die Interface (RTL to GDSII)
Tenstorrent · Santa Clara, California, United States · 2026-10-01
no range
GPU Logic Design Engineer
Intel · US, California, Santa Clara · 2026-09-28
$105,650+
CPU Microarchitect, Vector and Matrix Compute
Tenstorrent · Santa Clara, California, United States; Spain · 2026-09-24
no range
Principal CPU Microarchitect - RISC-V & AI Compute
Tenstorrent · Austin, Texas, United States; Santa Clara, California, United States; Toronto, Ontario, Canada · 2026-09-24
no range
Sr. Staff Engineer, RTL Physical Implementation Lead
Tenstorrent · Austin, Texas, United States; Santa Clara, California, United States · 2026-09-24
no range
System IP RTL Design Lead
Tenstorrent · Bengaluru, Karnataka, India · 2026-09-24
no range
Senior DFT Logic Design Engineer
Intel · US, Arizona, Phoenix · 2026-09-14
$141,910+
Manager ASIC Digital Design
Globalfoundries · Hsinchu · 2026-09-04
no range
Senior Manager, Digital Design Engineering
Analogdevices · China, Shanghai, Pudong, ZuChongzhi · 2026-09-01
no range
Senior CPU RTL Design Engineer
Intel · US, Texas, Austin · 2026-08-13
$164,470+
Hardware Engineer, RTL
Normal Computing · Mountain View · 2026-08-10
no range
Lead RTL Design Engineer
Cerebras · Sunnyvale, CA · 2026-08-07
$200,000–$299,000
Senior Digital Design Engineer
Analogdevices · India, Bangalore, Nova · 2026-06-01
no range
Staff Digital Design Engineer
Analogdevices · India, Bangalore, RMZ · 2026-05-27
no range
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
Eliyan · Bay Area · 2026-05-11
no range
Microarchitect and RTL Design Engineer
Baya Systems · Cambridge, England, United Kingdom · 2026-04-26
no range
Digital - SerDes Digital Design Lead
Eliyan · Bay Area · 2026-02-20
no range
Digital - Staff Digital Design Engineer - PHY
Eliyan · Bay Area, Vancouver or Toronto · 2025-12-23
no range
Digital - Digital Design Engineer (title will reflect experience)
Eliyan · Bay Area, Vancouver or Toronto · 2025-12-18
no range
RTL Design Engineer
Etched · San Jose · 2025-06-11
no range
Microarchitect and RTL Design Engineer
Baya Systems · Bengaluru, Karnataka, India · 2025-04-02
no range
Microarchitect and RTL Design Engineer
Baya Systems · Santa Clara, California, United States · 2025-04-02
no range